A novel four quadrant cmos analog multiplier

Kumar, Om Prakash and Suman, J Michel and Princess, Flavia (2012) A novel four quadrant cmos analog multiplier. In: International Conference on Devices, Circuits and Systems, 15/03/2012, coimbatore.

[img] PDF
Display12Pdf.pdf - Published Version
Restricted to Registered users only

Download (248kB) | Request a copy

Abstract

Analog multipliers are used in communication circuits, neural networks as well as frequency doublers and phase detectors. High linearity is the prime issue for multipliers in conventional applications like modulation circuits. Power consumption is the criteria in case of massive parallel processing based neural networks. This thesis details the design process of four-quadrant multiplier which could able to address the challenge mentioned above. A CMOS current mode four quadrant analog multiplier circuit is proposed. It is based on current mode squarer circuit; dual translinear loop is used for realizing the analog multiplier circuit. The circuit is designed and simulated. Eliminating the limitations of this configuration, fourquadrant multiplier based on complementary diode pair connection is designed and it shows better performance in terms of speed, low power and linearity

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: multiplier; translinear loop; current squarer; CMOS
Subjects: Engineering > MIT Manipal > Electronics and Communication
Depositing User: MIT Library
Date Deposited: 18 Dec 2015 14:35
Last Modified: 18 Dec 2015 14:35
URI: http://eprints.manipal.edu/id/eprint/144846

Actions (login required)

View Item View Item