Implementation of HDLC Controller Design using Verilog HDL

Nagpurwala, Armaan Hasan and Sundaresan, C and Chaitanya, C V S (2013) Implementation of HDLC Controller Design using Verilog HDL. In: International Conference on Electrical, Electronics and systems Engineering, Kula lumper, Malaysia.

[img] PDF
ICEESE.pdf - Published Version
Restricted to Registered users only

Download (815kB) | Request a copy

Abstract

HDLC Protocol is used to send the data in the form of frames, a controller controls the flow of data in DATA LINK LAYER of OSI model. HDLC protocol is used to transmit frames in logic link layer of Data link Layer. HDLC frame consists of an 8 bit Flag bit as 01111110, followed by control bits, information bits, fcs bits (CRC), address bits and terminates with flag bit. It involves processing of data before transmission, termed as Zero Stuffing, which is a special feature of HDLC protocol. A FIFO is used to transmit the data in the order of First In First Out. When complete data is transmitted, FIFO generates empty signal and the transmission of fcs, control, information and address bits begins. In the receiver side, detection of flag bits marks the beginning of new frame and zero unstuffing of data is performed. The unstuffed data is stored in variable length memory. The architecture for HDLC protocol has been proposed in this paper. The proposed model is implemented and verified using Verilog HDL.

Item Type: Conference or Workshop Item (Paper)
Subjects: Information Sciences > MCIS Manipal
Depositing User: MIT Library
Date Deposited: 02 Apr 2016 14:04
Last Modified: 02 Apr 2016 14:04
URI: http://eprints.manipal.edu/id/eprint/145730

Actions (login required)

View Item View Item