Novel method of digital clock frequency multiplication and division using floating point arithmetic

Sundaresan, C and Chaitanya, Vishnu Satya (2013) Novel method of digital clock frequency multiplication and division using floating point arithmetic. In: 4th International Conference on Intelligent Systems, Modelling and Simulation, Bangkok, Thailand.

[img] PDF
ISMS.pdf - Published Version
Restricted to Registered users only

Download (244kB) | Request a copy
Official URL: http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp...

Abstract

A digital clock frequency multiplier, divisor using floating point arithmetic which generates the output clock with almost zero frequency error has been presented. The circuit has an unbounded multiplication and division factor range and low lock time. A low power mechanism has been incorporated to ensure that the overall power consumption of the circuit is less. The circuit has been designed in TSMC 65nm CMOS process for an input reference time of 0.01ns and has been verified with random multiplication factor values

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: clock, clock multiplication, clock division
Subjects: Information Sciences > MCIS Manipal
Depositing User: MIT Library
Date Deposited: 09 Apr 2016 14:23
Last Modified: 09 Apr 2016 14:23
URI: http://eprints.manipal.edu/id/eprint/145789

Actions (login required)

View Item View Item