High Level Modeling Of Physical Layer Noise Parameters using System C

Kumar, Prem and Ranjani, K and Ravishankar, R and Sundaresan, C and Chaitanya, C V S (2014) High Level Modeling Of Physical Layer Noise Parameters using System C. In: International Conference on Engineering Technology and Technopreneuship.

[img] PDF
ICE2T.pdf - Published Version
Restricted to Registered users only

Download (201kB) | Request a copy
Official URL: http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp...


SystemVerilog and SystemC are extensively used for design and Verification in VLSI industry. This paper propose a method to combine SystemVerilog and SystemC code in a single hardware/software simulation which allows design teams to leverage abstract representations of system function as it increases system simulations speed. Both languages interoperate through an intermediate layer of abstraction known as Transaction Level Models (TLMs). This paper develops Universal Verification Methodology (UVM) TLM environment for SV and SC communication in the system modeling.

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: SystemVerilog, SystemC, TLM
Subjects: Information Sciences > MCIS Manipal
Depositing User: MIT Library
Date Deposited: 16 Apr 2016 09:49
Last Modified: 16 Apr 2016 09:49
URI: http://eprints.manipal.edu/id/eprint/145869

Actions (login required)

View Item View Item