Suraj, S and Soman, Sarun and Jijesh, J J Implementation of Interleaved Dual Boost Converter Utilizing FPGA for PWM. In: IEEE International Conference On Recent Trends In Electronics Information Communication Technology, 20/05/2016, SVCE, Bangalore.
![[img]](http://eprints.manipal.edu/style/images/fileicons/application_pdf.png) |
PDF
306.pdf - Published Version Restricted to Registered users only Download (651kB) | Request a copy |
Abstract
Boost converter with high power has turned into the key part of the power framework that enables power to be completely used. The novel way to accomplish a decreased current ripple and voltage ripple for dc chopper is actualized. Typical boost converter is interleaved to stop high input current stress on the switches. Interleaved Dual Boost Converter has two boost converter worked in parallel and controlled utilizing interleaved strategy with same frequency and phase shift. This method permits assembling a high productive and compact converter. In this paper different parameters of the interleaved dual boost converter are contrasted with a conventional boost converter for an output of 70V, 2A. The outcomes demonstrate that this converter accomplishes a superior performance
| Item Type: | Conference or Workshop Item (Paper) |
|---|---|
| Uncontrolled Keywords: | Interleaved Dual Phase; Ripple Cancellation; FPGA |
| Subjects: | Engineering > MIT Manipal > Electrical and Electronics |
| Depositing User: | MIT Library |
| Date Deposited: | 07 Oct 2016 08:40 |
| Last Modified: | 07 Oct 2016 08:40 |
| URI: | http://eprints.manipal.edu/id/eprint/147083 |
Actions (login required)
 |
View Item |