Design of High Speed Carry Select Adder using modified Parallel Prefix adder

Hebbar, Abhishek R and Srivastava, Piyush and Joshi, Vinod Kumar (2018) Design of High Speed Carry Select Adder using modified Parallel Prefix adder. In: 8th International Conference on Advances in Computing and Communication, 13/09/2018, Rajagiri School of Engineering & Technology,Kochi.

[img] PDF
1198.pdf - Published Version
Restricted to Registered users only

Download (1MB) | Request a copy

Abstract

We have proposed a modified Carry Select Adder (CSLA) structure which uses a parallel prefix structure with Binary to Excess – 1 converter (BEC). The proposed adder has been compared with Conventional, BEC, Brent – Kung (BK), Ladner – Fischer (LF) an

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: CSLA, Parallel prefix tree, Group PG logic, BEC, BK, LF, KS etc.
Subjects: Engineering > MIT Manipal > Electronics and Communication
Depositing User: MIT Library
Date Deposited: 27 Nov 2018 05:19
Last Modified: 27 Nov 2018 05:19
URI: http://eprints.manipal.edu/id/eprint/152352

Actions (login required)

View Item View Item