Samanth, Rashmi and Nayak, Subramanya G (2022) An Efficient Two-phase Clocked Sequential Multiply -Accumulator Unit for Image Blurring. International Journal of Electronics and Telecommunications, 68 (2). pp. 307-313. ISSN 2081-8491

PDF 15499.pdf - Published Version Restricted to Registered users only Download (1MB) | Request a copy

Abstract

The multiply-accumulator (MAC) unit is the basic integral computational block in every digital image and digital signal processor. As the demand grows, it is essential to design these units in an efficient manner to build a successful processor. By considering this into account, a power-efficient, high-speed MAC unit is presented in this paper. The proposed MAC unit is a combination of a two-phase clocked modified sequential multiplier and a carry-save adder (CSA) followed by an accumulator register. A novel two-phase clocked modified sequential multiplier is introduced in the multiplication stage to reduce the power and computation time. For image blurring, these multiplier and adder blocks are subsequently incorporated into the MAC unit. The experimental results demonstrated that the proposed design reduced the power consumption by

Actions (login required)

View Item