A Torus Embedded Hypercube Scalable Interconnection Network for Parallel Architecture

Kini, Gopalakrishna N and Kumar, Sathish M and Mruthyunjaya, H.S (2009) A Torus Embedded Hypercube Scalable Interconnection Network for Parallel Architecture. In: 2009 IEEE Internlationlal Advance Computing Conference, 6-7 March 2009, Patiala, India.

[img] PDF
Paper_in_IEEE_explore.pdf - Published Version
Restricted to Registered users only

Download (3MB) | Request a copy
Official URL: http://ieeexplore.ieee.org/search/srchabstract.jsp...

Abstract

This paper analyzes an embedded architecture of torus network with the hypercube pertinent to parallel architecture. The product generated from torus and hypercube networks show how good interconnection network can be designed for parallel computation. The advantages of hypercube network and torus topology are used for product network known as Torus embedded hypercube network. A complete design analysis, data routing and comparison of this network with basic networks is given using network parameters.

Item Type: Conference or Workshop Item (Paper)
Additional Information: Copyright 2011 IEEE
Uncontrolled Keywords: Concurrent torus network, Data routing path, Embedded network, Hypercube network, Network Parameters, Scalabjility.
Subjects: Engineering > MIT Manipal > Computer Science and Engineering
Engineering > MIT Manipal > Electronics and Communication
Depositing User: MIT Library
Date Deposited: 27 Jun 2011 10:30
Last Modified: 27 Jun 2011 10:30
URI: http://eprints.manipal.edu/id/eprint/346

Actions (login required)

View Item View Item