Modeling Two Way Concurrent Buffer System using Timed Automata in UPPAAL

Mishra, Rohit and Zeeshaan, Md and Singh, Sanjay (2012) Modeling Two Way Concurrent Buffer System using Timed Automata in UPPAAL. In: World Congress on Information and Communication Technologies, Oct. 30 -Nov. 2, Manipal, India.

[img] PDF
16.pdf - Published Version
Restricted to Registered users only

Download (386kB) | Request a copy
Official URL:


Two way buffer system is a system that exhibits transfer of data using two buffers concurrently. It includes processes that synchronize to exchange data with each other along with executing certain delays between these synchronizations. In existing Tiny two way buffer system, both generators produce packets in half duplex manner after a delay of 10 seconds. However, generator one has an initial shift of 5 seconds after which it begins sending a packet every 10 seconds. Hence, initial delay for generator one is 15 seconds and for generator two it is 10 seconds. Due to this initial shift, both generators produce packets alternatively and is deadlock free as the packets do not meet at the same time instant. Moreover, the existing system model is not concurrent and hence takes more time for packet transfer in every iteration. In this paper we have proposed a model of buffer system using an additional dummy buffer for transfer of data packets, by introducing delay in various buffers of the proposed system that speeds up the transfer of packets. As a result the transfer of data becomes concurrent, deadlock free and hence the model proposed is time efficient. To model and simulate the proposed system we have used UPPAAL as a model checking tool environment for modeling, validation and verification of real-time systems modeled as networks of timed automata. Simulation results shows that the proposed two way buffer system is fully concurrent and time efficient as compared to the existing buffer system.

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: Timed Automata, Model Checking, UPPAAL, Real Time Systems, Concurrent Buffer System
Subjects: Engineering > MIT Manipal > Information and Communication Technology
Depositing User: MIT Library
Date Deposited: 02 Mar 2013 11:14
Last Modified: 02 Mar 2013 11:14

Actions (login required)

View Item View Item