Items where Author is "Chaitanya, C V S"
Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Item Type | No Grouping
Number of items: 14.

Article

Chaitanya, C V S and Sundaresan, C and Venkateswaran, P R and Prasad, Keerthana (2019) ASIC design of low power-delay product carry pre-computation based multiplier. Indonesian Journal of Electrical Engineering and Computer Science, 13 (2). pp. 845-852. ISSN 2502-4752

Chaitanya, C V S and Sundaresan, C and Venkateswaran, P R and Keerthana, Prasad (2019) Design of modified booth based multiplier with carry pre-computation. Indonesian Journal of Electrical Engineering and Computer Science, 13 (3). pp. 1048-1055. ISSN 2502-4752

Sreepathy, H V and Nandish, S and Chaitanya, C V S (2018) Remote Access of Medical Image Processing and 3D Visualization Application using Raspberry P. International Journal of Engineering and Technology(UAE), 7 (3.1). pp. 171-173. ISSN 2227-524X

Sundaresan, C and Chaitanya, C V S and Venkateswaran, P R and Bhat, Somashekara and Kumar, Mohan J (2015) Design and Synthesis of Reduced Delay BCD. International Journal of Computer and Information Technology, 4 (1). pp. 139-144. ISSN 2279 – 0764

Sundaresan, C and Chaitanya, C V S and Kumar, Mohan J and Venkateswaran, P R and Bhat, Somashekara (2014) Novel 16-Bit and 32-Bit Group High Speed BCD Adders. International Journal of Computer Applications, 107 (12). pp. 37-38. ISSN 0975 – 8887

Lohani, Prem Kumar and Ranjani, K and Ravishankar, . and Sundaresan, C and Chaitanya, C V S (2014) Interfacing of Systemverilog and Systemc Using Transaction Level Modeling. international journal of computers & distributed systems, 4 (2). pp. 51-63. ISSN 2278-5183

Sundaresan, C and Chaitanya, C V S and Venkateswaran, P R and Bhat, Somashekara and Kumar, Mohan J (2014) Design and Development of Vedic Mathematics based BCD Adder. International Journal of Applied Information Systems, 6 (9). pp. 20-21. ISSN 2249-0868

Kini, Gopalakrishna N and Sundaresan, C and Chaitanya, C V S (2014) Intelligent Localization Algorithm for Temperature Monitoring using Wireless Sensor Networks. International Journal of Computer Applications, 94 (14). pp. 42-49. ISSN 0975 – 8887

Sundaresan, C and Chaitanya, C V S and Kumar, Mohan J and Venkateswaran, P R and Bhat, Somashekara (2014) Novel 16-Bit and 32-Bit Group High Speed BCD Adders. International Journal of Computer Applications, 107 (12). pp. 36-38. ISSN 0975 – 8887

Kumar, Mohan J and Gowda, Sandesh and Reddy, Rahul Devi and Hebbar, Harishchandra H and Sundaresan, C and Chaitanya, C V S (2014) Remote Control based Audio-Video Content Filter Application for Philips 2K10 TV with JointSPACE Architecture. International Journal of Computer Applications Technology and Research, 3 (5). pp. 299-303.

Kumar, Mohan J and Yohan, Leo K and Shetty, Sanketh S and Varghese, Soumya Mercy and Sundaresan, C and Chaitanya, C V S (2014) A synchronized Scheduler/Reminder Application for Philips 2KTV with Joint SPACE platform. International Journal of Scientific Engineering and Technology, 3 (5). pp. 579-582. ISSN 2277-1581

Conference or Workshop Item

Madhushankara, M and Prasad, Keerthana and Chaitanya, C V S and Bhat, Somashekara (2015) A Low Power Low Frequency Oscillator for Driving Electro larynx. In: International Conference on VLSI Systems, Architecture, Technology and Applications, Jan 8-10, 2015Amritha, Vishwa Vidya Peetham, Bangalore.

Kumar, Prem and Ranjani, K and Ravishankar, R and Sundaresan, C and Chaitanya, C V S (2014) High Level Modeling Of Physical Layer Noise Parameters using System C. In: International Conference on Engineering Technology and Technopreneuship.

Nagpurwala, Armaan Hasan and Sundaresan, C and Chaitanya, C V S (2013) Implementation of HDLC Controller Design using Verilog HDL. In: International Conference on Electrical, Electronics and systems Engineering, Kula lumper, Malaysia.

This list was generated on Fri Jul 3 17:42:18 2020 UTC.