Conference or Workshop Item

Sundaresan, C and Chaitanya, Vishnu Satya (2013) Novel method of digital clock frequency multiplication and division using floating point arithmetic. In: 4th International Conference on Intelligent Systems, Modelling and Simulation, Bangkok, Thailand.